No profile info found for Echoonezero

Hello adouville,There are s_WRN and s_RDN signals being sent to DUT and hence I realised I can use these signals in a proper way to decide read and write operation.Currently,...
Update: I could find a way to read real values. Just created a real variable and multiplied it with 1 ns and assigned it to time variable.ex: variable a: time;variable...
Hello adouville,Sorry for not posting the complete testbench. I thought the logic implemented in the process would be sufficient to convey the information. The below...
Hello,I am a newbie in verifying complex FPGA designs.  In my testbench, I am reading the test vectors from  a text file and assigning them to the input ports...

Quartus Prime Licensing

New thread started 3 weeks ago
Hello,I have the following questions:1. A Quartus Prime Lite version is sufficient for my FPGA design. Can I use only the Lite version in my company for commercial...
Hello everyone,I am migrating an old MAXPLUS II design to Quartus II. I could transfer the schematic files and the design is ready, but not able to migrate the...

Use this form to contact Echoonezero

Before you can contact a member of the *Related Sites:

  • You must be logged in (register here)
  • You must confirm you email address