Yet another PWM
You might also like
MyHDL ... MyPWM
Design-time MyHDL PWM for FPGA with auto-calculated bit width and included simulation
by Christopher Felton
Use Microprogramming to Save Resources and Increase Functionality
Slash FIFO logic use with microprogrammed, time-multiplexed block RAMs for efficient FPGA state machines
by Michael Morris
Use DPLL to Lock Digital Oscillator to 1PPS Signal
Lock a DDS to GPS 1PPS with a PFD-based DPLL for sub-microsecond alignment and a Verilog reference core
by Michael Morris
- Comments
- Write a Comment Select to add a comment
[ - ]
Comment by ●May 31, 2016
thank you for your very useful project; I am beginner in FPGA and I would like to implement your project in DE1 board ; what do I have to do ?
To post reply to a comment, click on the 'reply' button attached to each comment. To post a new comment (not a reply to a comment) check out the 'Write a Comment' tab at the top of the comments.
Please login (on the right) if you already have an account on this platform.
Otherwise, please use this form to register (free) an join one of the largest online community for Electrical/Embedded/DSP/FPGA/ML engineers:
