Forums More comp.arch.fpga
how to suppress assertion warnings in gtkwave?
inhello, is there any way to suppress assertion warnings from std.numeric in gtkwave simulator? thank you
hello, is there any way to suppress assertion warnings from std.numeric in gtkwave simulator? thank you
Apple eBook on Educational CPU design using FPGA
https://books.apple.com/us/book/implementing-a-cpu-using-fpga/id802454238
https://books.apple.com/us/book/implementing-a-cpu-using-fpga/id802454238
Displays - Apple Mac vs. IBM PC
inI bet the Apple still have a huge leg up on PCs when it comes to displays. Yeah, they both have the same hardware these days, but the way the...
I bet the Apple still have a huge leg up on PCs when it comes to displays. Yeah, they both have the same hardware these days, but the way the software manages things is so much better on the Mac. I remember using a Mac many years ago and everything from top to bottom had a consistent look and feel. On the PC every program is in it's own world with unique fonts, sizes and windows.
Optimizations, How Much and When?
inMy projects typically are implemented in small devices and so are often space constrained. So I am in the habit of optimizing my code for...
My projects typically are implemented in small devices and so are often space constrained. So I am in the habit of optimizing my code for implemented size. I've learned techniques that minimize size and tend to use them everywhere rather than the 20/80 rule of optimizing the 20% of the code where you get 80% of the benefit, or 10/90 or whatever your favorite numbers are. I
Can't get image from PCam 5C running on Zybo Z7-20 with petalinux
Hello folks, I am running Zybo Z7-20 Pcam petalinux project on Zybo Z7-20 board. From README.md file below command will create 14 image...
Hello folks, I am running Zybo Z7-20 Pcam petalinux project on Zybo Z7-20 board. From README.md file below command will create 14 image files in current directory yavta -c14 -f YUYV -s "$width"x"$height" -F /dev/video0 when we test similarly our log stucks as per below root@test0:~# yavta -c1 -f YUYV -s "$width"x"$height" -F /dev/video0 Device /dev/video0 opened. Device `video_...
Efinix and their new Trion FPGAs -
inI'm talking about these guys: https://www.efinixinc.com Their Trion program seems interesting: - it stretches from area that is occupied...
I'm talking about these guys: https://www.efinixinc.com Their Trion program seems interesting: - it stretches from area that is occupied by Lattice's MachXO3 on the low end and ECP5 on hight end - no onboard FLASH.Just OTP on few small models and nothing on high end - universal tile that can do routing as well as LUT/MEM/logic - 5 bit BLOCK RAM instead of traditional 9-bit - additiona...
Enabler for New FPGA Companies
inThere seem to be a spate of new FPGA companies coming out. The road block to new FPGA companies has always been two things, patents and...
There seem to be a spate of new FPGA companies coming out. The road block to new FPGA companies has always been two things, patents and software... and maybe software patents. lol So what has changed? For sure FPGAs have been around long enough that many of the basic patents have expired. The LUT/FF combo that is the basis for all FPGAs has been available for some time
Anybody used Amazon AWS for HW sims?
inHas anybody used Amazon AWS for FPGA hardware sims? I don't know anything about it and I tried to read up on it but it's all a bit vague. Amazon...
Has anybody used Amazon AWS for FPGA hardware sims? I don't know anything about it and I tried to read up on it but it's all a bit vague. Amazon has farms of FPGAs (Xilinx, I think?) but they mostly market these as software accelerators, meant to be somewhat abstracted from most users. But I'm wondering if I can upload bitfiles and do hardware sims. For example, to characterize
New coding method for a state machine in groups in HDL
inHi everyone, Welcome all critics from ones who are interested in coding state machine that seems to many as matured, but can be further...
Hi everyone, Welcome all critics from ones who are interested in coding state machine that seems to many as matured, but can be further improved. Here is a coding snippet for new method you can immediately understand what will happening for coding a state machine. type State_Machine_t is ( First_group : (s1, s2, s3), Second_Group : (s4, s5, s6), Third_Group ; (s7, s8, s9) ); s...
Issue regarding boot qspi flash in zynq
Hey folks, I need help regarding qspi flash boot with zynq . 1.I am using ZYNQ part number xc7z014sclg484-1 (active). 2.Software used:vivado...
Hey folks, I need help regarding qspi flash boot with zynq . 1.I am using ZYNQ part number xc7z014sclg484-1 (active). 2.Software used:vivado 2019.1 3. qspi FLASH :W25Q128FWSIG 3.I am doing the qspi flash boot without DDR.The following procedure mentioned in https://www.xilinx.com/support/answers/56044.html used by me. 4.My FPGA VHDL code is blinking the led. 5. In sdk I am using hello...
Ask a Question to the FPGARelated community
To significantly increase your chances of receiving answers, please make sure to:
- Use a meaningful title
- Express your question clearly and well
- Do not use this forum to promote your product, service or business
- Write in clear, grammatical, correctly-spelled language
- Do not post content that violates a copyright