(@atom1477)
How to use non-dedicated IO pins as clock source to FPGA PLL or Clock MUX?I try to use "PROHIBIT PRIMARY" preference, as described in:TN1263 ECP5 and ECP5-5G sysCLOCK...
Hi.I'm trying to use FT601Q with FPGA. But I have some loss of data. And I don't know if this is an error in my FPGA code, or an error in FT601Q chip. FT601Q have...
Hi.I'm trying to generate True Two port RAM module in Clarity Designer in Lattice Diamond.Lattice Diamont is 3.10 .3.144, 64 bits, with SP3 installed.Project is...
[quote]You did not check 'Import IPX to Diamond Project' when creating the I2C module via EFB and IPExpress.[/quote]Thank you very much.This is it.After adding the...
Use this form to contact atom1477
Before you can contact a member of the *Related Sites:
- You must be logged in (register here)
- You must confirm you email address
