FPGA Forums | page 20

Forums

Recent
Compose

Select the "Compose" tab to start a new discussion

Exploring adders: carry select adder any benefits?

Started by cfelton 8 years ago●2 replies●latest reply 8 years ago●333 views

At some point in the past I had used a carry-select-adder to meet timing for a larger adder. I did a little experiment to see how often this is true. The following...

Previous 1⋅⋅⋅18 1920Next

Please login (on the right) if you already have an account on this platform.

Otherwise, please use this form to register (free) an join one of the largest online community for Electrical/Embedded/DSP/FPGA/ML engineers:

Choose a Username

E-Mail (Work, School or ieee)

First Name

Last Name

Employer

Job Title

Country

State

Password

Confirm Password

By checking this box, I agree with the terms of use and privacy policy By checking this box, I consent to receive occasional emails from the *Related sites and their partners. I understand that these emails will only contain relevant information and that I can unsubscribe at any time.

Exploring adders: carry select adder any benefits?

Sign in

You might also like...

Top Contributors

Subscribe!

Search forums

Blogs - Hall of Fame

Older Forums

Quick Links

About FPGARelated.com

Social Networks

The Related Media Group