Hello,I am beginner in Spartan 3A DSP Video Starter Kit. I wish to implement an algorithm which takes Composite Video input at 640x480@25Hz (PAL720) and outputs...

Generating a Block Design in Vivado from existing Verilog & IP files

Started by wlarsen 6 years ago2 replieslatest reply 6 years ago5595 views
I have a #Vivado project that I pieced together from #Verilog and IP files from a Github repository. I believe the project was originally created in ISE as there...

Code review. Newbie's first verilog module!

Started by SpiderKenny 6 years ago4 replieslatest reply 6 years ago291 views
Hi This is one of the first verilog modules I wrote. It reads a 1-Wire iButton / Dallas keyfob code.The theory of operation is that approximately every two seconds...

Best method for a large dot vector

Started by garengllc 6 years ago13 replieslatest reply 6 years ago85 views
I am trying to compute a 274 sample dot vector in an FPGA (in #Verilog).  I have the clock cycles to compute it over many clocks, but I am having trouble meeting...

Registering will allow you to participate to the forums on ALL the related sites and give you access to all pdf downloads.

Sign up

I agree with the terms of use and privacy policy.

Try our occasional but popular newsletter. VERY easy to unsubscribe.
or Sign in