Forums
Hello! My task is creation of real-time system which can draw simple graphics figure on monitor (VGA) when the system register input pulse. The main difficulty is...
I am Jyotirmaya . Could anyone help me regarding how many FSMs are required for the APB Bridge slave ?
Hi all,I am trying to do the USB SSB Demodulation in FPGA.From what I understood, SSB demodulation is obtained by having m(t) - baseband message signal of frequency...
manipulation of two dimensional matrices in VHDL
Started by 8 years ago●13 replies●latest reply 8 years ago●419 viewsTwo dimensional matrices can be handled in VHDL if we directly enter the elements of the matrix in the VHDL module. But if the matrix is very large typing all the...
Mealy or Moore? none and not even state machine
Started by 8 years ago●11 replies●latest reply 8 years ago●354 viewsI used to work in the old days of digital design and was familiar with Moore and Mealy style of state machine methodology. It was an attractive University topic...
Hi, i need to watch a "glitch" in a simple combinational circuit, i'm simulating in ISE_14, but i don't achieve watch it, i know that i need to understand three...
myStorm - A $30 ICE40 / ARM M3 Dev -Board
Started by 8 years ago●1 reply●latest reply 8 years ago●2858 viewsI am pleased to announce myStorm - a new open source 75mm x75mm dev-board with an ICE40HX4K and an STM32F103 Cortex M3. The FPGA also has 512Kx16 of fast 10nS...
640x480@120Hz DVI output from Spartan 3A DSP Video Starter Kit
Started by 8 years ago●152 viewsHello,I am beginner in Spartan 3A DSP Video Starter Kit. I wish to implement an algorithm which takes Composite Video input at 640x480@25Hz (PAL720) and outputs...
Write the embedded software and the design FPGA code? Just because you can doesn't mean you should!
Started by 8 years ago●2 replies●latest reply 8 years ago●133 viewsAs an FPGA engineer who also writes C I am increasingly finding myself in the situation of having to create both the FPGA design and the software to interface...
Dynamic reconfiguration of Xilinx MMCM with fine phase shift enabled
Started by 8 years ago●4 replies●latest reply 8 years ago●1405 viewsHello,I'm using a Zync part (Xilinx Series-7) and trying to use the dynamic reconfiguration of the MMCM clock module whilst keeping the fine phase shift control...
Please login (on the right) if you already have an account on this platform.
Otherwise, please use this form to register (free) an join one of the largest online community for Electrical/Embedded/DSP/FPGA/ML engineers: