Forums
Forums Update, Tips and Tricks - Please Read!
Started by 9 years ago●19 replies●latest reply 1 year ago●3593 viewsIt's been a few months since the launch of the new forums. Here are a few thoughts.
The thumbsup and beer buttons
If there is one thing that could have a...
How to implement loop-safe cross-connected Ethernet pass-through between two FPGAs?
Started by 4 weeks ago●2 replies●latest reply 2 weeks ago●61 viewsI am designing an Ethernet pass-through system using two FPGAs and external PHYs.Each FPGA has two Ethernet PHY interfaces, as we know single FPGA pass-through (PHY1...
FPGA SoC for Custom Flight Controller
Started by 1 year ago●3 replies●latest reply 12 months ago●222 viewsHello everyone,I’m currently working on developing a custom flight controller for small UAV's, and I’d like some advice on selecting the right SoC FPGA for the...
A few months ago, this community tackled the first FPGA FAQ titled When (and why) is it a good idea to use an FPGA in your embedded system design?. Your contributions...
Variable IIR-Filter Coefficient calculation in frequency domain
Started by 2 years ago●6 replies●latest reply 2 years ago●607 viewsHello,Currently im evaluating the usefulness of frequency domain filtering in FPGA for one of our projects. Im stuck with a problem that my limited knowledge of...
Adding Wi-Fi capability to a Pynq Z1 FPGA board by interfacing a Wi-Fi module
Started by 2 years ago●107 viewsI own a Pynq Z1 FPGA board without built-in Wi-Fi. How can I connect a Wi-Fi module, specifically using GPIO or communication interfaces like UART, SPI, or I2C?...
dynamically configure Xilinx FFT IP core
Started by 2 years ago●1 reply●latest reply 2 years ago●315 viewsHi all,My design uses Xilinx's FFT LogiCORE IP which I use to do FFT of transform length 128 points. I configure the IP core in Vivado GUI, instantiate in my code...
Is N-body simulation in O(n) time possible?
Started by 2 years ago●2 replies●latest reply 2 years ago●145 viewsHi! My name is Mason. I've recently been messing around with FPGAs, and I think I found a way to do N-body simulation in O(n) time. First, some quick background....
Hi All, I am starting to learn Verilog in order to program FPGAs. I have a project where I need to take three digital signals coming from three hall sensors on...
LZW or BWC Compression cores for FPGAs
Started by 3 years ago●1 reply●latest reply 3 years ago●113 viewsHello,Can anyone recommend RTL level cores for LZW or BWC compression/decompresison engines? Thank you.Best regards,Sanjay
Please login (on the right) if you already have an account on this platform.
Otherwise, please use this form to register (free) an join one of the largest online community for Electrical/Embedded/DSP/FPGA/ML engineers:
