FPGARelated.com
Forums

New Email Notifications System

Started by stephaneb 8 years ago5 replieslatest reply 7 years ago340 views
If I implemented the new email notification system well, this new thread should trigger an email notification to all members who have been approved to participate...

Guidelines for porting ASIC RTL to FPGA

Started by LabPe43 7 years ago3 replieslatest reply 7 years ago1000 views
I wonder what are the guidelines for porting ASIC RTL to FPGA for emulation.1. Memory blocks need be adjusted for FPGA device specific features.2. DSP Elements...

DDC in FPGA with high speed ADC

Started by LoganathanN 7 years ago14 replieslatest reply 7 years ago1953 views
Hi allI'm going to work with high speed ADC in my upcoming project. I'm having 4 ADC channels with 3.2GHz sampling rate interfaced with FPGA. I'm getting 40 samples...

Embedded World Videos Now Online

Started by stephaneb 7 years ago207 views
Maybe you've seen my latest blog post?  Producing these videos has been very fun and I plan on doing many more in the future.  If you only have a couple of minutes,...

Goldschmidt division algorithm

Started by kevin998x 7 years ago1379 views
what is line 19 of http://paste2.org/MGVm0751 trying to do ? it seems to me that it is transformed into 2-complement, but I do not think that is the purpose. Anyone...

Synchronizing Multiple FPGA Prototype Boards

Started by qbitrex 7 years ago8 replieslatest reply 7 years ago1127 views
My project requires large numbers of IO lines.I love the dedicated ATmega32U4 processor for serial comms on the Mojo, it runs lickety split with it's cut down optimised...

PCB simulation and layout

Started by ombz 7 years ago13 replieslatest reply 7 years ago642 views
Dear all, This is probably an always re-occurring topic within electronics forums and one that probably leads to plenty of subjective inputs and hence: discussion....

sampling 800mbps data in virtex 5QV

Started by nilendra 7 years ago9 replieslatest reply 7 years ago100 views
We are trying for a space radar application. For that from ADC need to receive data at around 760MHz.Is it possible to achieve using rocketio ?

Packaging custom IP (master) in XPS

Started by vijji148 7 years ago1 replylatest reply 7 years ago102 views
Hi, I need to package a customized master IP with a set of hdl files, using XPS tool. As I am using Spartan 6 FPGA, I cannot use Vivado. Can anyone guide in doing...

Simple logic

Started by Qube 7 years ago3 replieslatest reply 7 years ago94 views
Hi, Im currently making project of protection for voltage inverter. I know my problem is probably too simple to even post it but im just stuck.. Anyway im using...

Please login (on the right) if you already have an account on this platform.

Otherwise, please use this form to register (free) an join one of the largest online community for Electrical/Embedded/DSP/FPGA/ML engineers: