Forums
Hello everyone!I am trying to implement Raised-cosine filter in VHDL. In the current simulation I am using the standard method of the filter simulation:- create...
FPGA speed and timing closure metrics

We have plenty data sheets, documents, forum replies and videos on various fpgas and designs. However what is missing in all cases is some idea how fast can one...
I am a complete beginner when it comes to FPGA so any advice would be helpful.I have been looking at updating my audio system which currently takes an analogue...
FPGA - how to receive and use external trigger

Appreciate any specific help or general guidance to my question below:Suppose I have two FPGAs: FPGA_master and FPGA_slave.On FPGA_master I can generate an internal...
A few months ago, this community tackled the first FPGA FAQ titled When (and why) is it a good idea to use an FPGA in your embedded system design?. Your contributions...
When (and why) is it a good idea to use an FPGA in your embedded system design?

Once we are done with this thread, the vision is for readers to get a basic understanding of when should an FPGA be considered in the design of an Embedded System...
Installing a license to run MicroChip MicroSemi Libero

I am in the process of evaluating vendors and FPGAs for a security project and had been pointed to also MicroChip and the Libero Suite. The main task is to get a...
DE0-nano cannot read multi-sensors in parallel

Hello. I have purchased DE0-nano (Terasic). I plug two sensors into the ADC system, but it needs to change the switch (or pin) in order to read another sensor....
In a project I'm working on an FPGA, I'm converting a 48-bit MAC address to 16-bit using the Hash algorithm. RAM size is 2^16 bits and I have 8 ETHERNET ports. I...
Please login (on the right) if you already have an account on this platform.
Otherwise, please use this form to register (free) an join one of the largest online community for Electrical/Embedded/DSP/FPGA/ML engineers: