Forums

QSPI Slave controller IP core

Started by sachinwannabe 3 years ago2 replieslatest reply 3 years ago149 views
Hi,I can't seem to find a QSPI slave IP core. Any pointers? My application needs to interface with a QSPI master interface on a processor.Thanks
I want to use a example from the Intel FPGA Monitor Program 18.1 and use it in Quartus 18.1. It is the video example, which creates a blue box on the HDMI...

Is this possible with an FPGA?

Started by Joe3502 3 years ago8 replieslatest reply 3 years ago79 views
Hi All, I am starting to learn Verilog in order to program FPGAs. I have a project where I need to take three digital signals coming from three hall sensors on...

Final Push and Could use your Help

Started by stephaneb 3 years ago207 views
Hello,by now, I suspect that most of you are already signed-up for the upcoming Embedded Online Conference that I am currently organizing with Jacob Beningo (@beningjw).I...

UDP or TCP/IP FPGA solution for max streaming rate of 640 Mbps

Started by jmca 3 years ago6 replieslatest reply 3 years ago243 views
Hi,I am an FPGA engineer in charge of developing a test application that must offload a continuous test data stream between host PC and a test hardware. I do not...

New Embedded Online Conference website, need your help testing it.

Started by stephaneb 3 years ago15 replieslatest reply 3 years ago227 views
Together with my friend Jacob Beningo, we have been working hard lately on putting together a platform to hold online conferences:https://www.embeddedonlineconference.comBefore...

Running Sum filter

Started by Adira 3 years ago17 replieslatest reply 3 years ago373 views
Hello,I implemented running sum filter In FPGA.  Input width(IW) is 8 and the log(based two) of the maximum number of averages(LGMEM) is 14. The output/accumulator...

Expect Downtime

Started by stephaneb 3 years ago14 replieslatest reply 3 years ago207 views
Edit #1 01/19 10:12am: well, false start with the new host.  Their migration team was supposed to help me through the process this morning but I am not hearing...

Back online - Migration done

Started by stephaneb 3 years ago1 replylatest reply 3 years ago138 views
It looks like the migration went well.  I found a couple of errors but solved them quickly.  I will continue to do some testing to make sure that everything is...
I am trying to bring up the DE10 Nano kit that has Cyclone V FPGA using the open source Cascade compiler https://github.com/vmware/cascade from VMware. It uses Quartus...

Please login (on the right) if you already have an account on this platform.

Otherwise, please use this form to register (free) an join one of the largest online community for Electrical/Embedded/DSP/FPGA/ML engineers: