Forums
I am currently at Embedded World in Germany (tomorrow is the last day) and with more than 1000 vendors, most relevant players in the industry are here this week.I...
A current active contract role for an FPGA engineer is around but sounds very strange in that it tries to explain the FPGA more than the required skills for the...
FPGA perspective of pins versus PCB perspective
Started by 11 months ago●2 replies●latest reply 11 months ago●45 viewsHi All,I am looking for any hints on FPGA pin constraints and their PCB perspective.Are there any established rules for both designers (FPGA & PCB) to work...
Ideas for simple bitrate regulation
Started by 11 months ago●5 replies●latest reply 11 months ago●130 viewsHello everyone,I would like to implement a bitrate regulation on an fpga board.Clock + data are incoming at bitrate with a +/- percentage. Then after a channel coder...
If FPGAs didn't work we won't be here?
Started by 1 year ago●2 replies●latest reply 1 year ago●84 viewsBeing over-careful is good practice especially for presentation to the management but factual issues should not be distorted for that sake.What I mean if an FPGA...
I have been juggling with the idea to organize a DSP+Embedded+FPGA conference for a while now. But I won't do it until I feel I can organize an event where everyone...
When (and why) is it a good idea to use an FPGA in your embedded system design?
Started by 1 year ago●11 replies●latest reply 1 year ago●3522 viewsOnce we are done with this thread, the vision is for readers to get a basic understanding of when should an FPGA be considered in the design of an Embedded System...
Hi guys!So far I've made two versions of the IIR, one is more async (IIR_Biquad_II.vhd) and one uses a state machine (IIR State). The more async one was derived...
Hi All,I am trying to understand an issue with synopsis timing constraints priority (TimeQuest in fact). Suppose I set clock group command to say clk1 is unrelated...
Got syntax errors in both mainboard and uart-receiver files
Started by 1 year ago●2 replies●latest reply 1 year ago●45 viewsI want to design a UART receiver/transmitter and by now I already developed the receiver vhdl file but when declare and instantiate the the receiver component on...
Registering will allow you to participate to the forums on ALL the related sites and give you access to all pdf downloads.
