Forums

UDP or TCP/IP FPGA solution for max streaming rate of 640 Mbps

Started by jmca 3 years ago6 replieslatest reply 3 years ago273 views
Hi,I am an FPGA engineer in charge of developing a test application that must offload a continuous test data stream between host PC and a test hardware. I do not...

New Embedded Online Conference website, need your help testing it.

Started by stephaneb 3 years ago15 replieslatest reply 3 years ago247 views
Together with my friend Jacob Beningo, we have been working hard lately on putting together a platform to hold online conferences:https://www.embeddedonlineconference.comBefore...

Running Sum filter

Started by Adira 3 years ago17 replieslatest reply 3 years ago397 views
Hello,I implemented running sum filter In FPGA.  Input width(IW) is 8 and the log(based two) of the maximum number of averages(LGMEM) is 14. The output/accumulator...

Expect Downtime

Started by stephaneb 3 years ago14 replieslatest reply 3 years ago232 views
Edit #1 01/19 10:12am: well, false start with the new host.  Their migration team was supposed to help me through the process this morning but I am not hearing...

Back online - Migration done

Started by stephaneb 3 years ago1 replylatest reply 3 years ago143 views
It looks like the migration went well.  I found a couple of errors but solved them quickly.  I will continue to do some testing to make sure that everything is...
I am trying to bring up the DE10 Nano kit that has Cyclone V FPGA using the open source Cascade compiler https://github.com/vmware/cascade from VMware. It uses Quartus...

timing analysis query

Started by dayana42200 3 years ago36 views
Hello everyone.Currently, Im designing a processing element.This design is synthesis in Xilinx ISE Design Suite 14.7 using Virtex 6 XC6VLX75T-2FF484.I have problem...

VHDL : function not recognizing a type defined in package

Started by jmca 3 years ago1 replylatest reply 3 years ago167 views
Hi,I am trying to write a function that reads from csv file and formats data to fixed point so it can be used to initialize ROM contents.The function is contained...

HELP NEEDED - FPGA related Christmas present suggestions

Started by JB757 3 years ago1 replylatest reply 3 years ago59 views
Hi, I know nothing about FPGA, integrated circuits, electronics, et cetera. I do know that it's a field my father is interested in. A little background, he's worked...

ML310 board by Xilinx

Started by rbeekhuijzen 4 years ago5 replieslatest reply 4 years ago136 views
Recently I came into the possession of a ML310 (Virtex-II Pro) board made by Xilinx. IT is an old board and unfortunately, except for a few User Guides nothing can...

Please login (on the right) if you already have an account on this platform.

Otherwise, please use this form to register (free) an join one of the largest online community for Electrical/Embedded/DSP/FPGA/ML engineers: